

CLAIMS

What is claimed is:

1 1. A distributed multiprocessing computer system, which includes a plurality of processors
2 each coupled to an associated memory module, wherein each memory module may store data that
3 is shared between said processors, said system comprising:

4 a Home processor that includes a memory block and a directory for said memory block in
5 an associated memory module;

6 an Owner processor that includes a cache memory, and wherein said Owner processor
7 obtains an exclusive copy of said memory block, and stores said exclusive copy of said memory
8 block in said cache memory; and

9 wherein said Owner processor may displace the exclusive copy of said memory block, and
10 return said displaced copy of said memory block to said Home processor with a signal indicating
11 that said Owner processor remains a sharer of said memory block.

1 2. The distributed multiprocessing computer system of claim 1, wherein said Owner processor
2 obtains an exclusive copy of said memory block by issuing a Load Lock instruction, and wherein
3 the directory associated with the Home processor indicates that said Owner processor has obtained
4 exclusive control of said memory block.

1 3. The distributed multiprocessing computer system of claim 2, wherein said Owner processor
2 is capable of executing multiple threads concurrently, and may displace data associated with a non-
3 executing thread from its associated cache memory.

1 4. The distributed multiprocessing computer system of claim 3, wherein said Owner processor
2 includes a register in which an address is stored representing the memory block obtained in
3 response to the Load Lock instruction, and wherein said Owner processor compares the address of
4 any displaced data with the address stored in said register.

1 5. The distributed multiprocessing computer system of claim 4, wherein the Owner processor
2 asserts a Victim To Shared message if the address of any displaced data matches the address stored
3 in said register.

1 6. The distributed multiprocessing computer system of claim 5, wherein the Owner processor
2 asserts a Victim message if the address of any displaced data does not match the address stored in
3 said register.

1 7. The distributed multiprocessing computer system of claim 5, wherein the directory
2 associated with the Home processor indicates that said Owner processor has become a sharer of
3 said memory block in response to said Victim To Shared message.

1 8. The distributed multiprocessing computer system of claim 7, wherein said Owner processor
2 subsequently re-obtains an exclusive copy of said memory block to complete execution of the non-
3 executing thread.

1 9. The distributed multiprocessing computer system of claim 8, wherein the Owner processor
2 asserts a Read-with-Modify Intent Store Conditional instruction to the Home directory to again
3 request an exclusive copy of said memory block.

1 10. The distributed multiprocessing computer system of claim 9, wherein, in response to the
2 Read-with-Modify Intent Store Conditional instruction, the Home directory determines if the
3 Owner processor is a sharer of the memory block, and if so, the Home directory sends an exclusive
4 copy of the memory block to the Owner processor.

1 11. The distributed multiprocessing computer system of claim 10, wherein the Home directory
2 invalidates all other sharers when it sends an exclusive copy of the memory block to the Owner
3 processor.

1 12. The distributed multiprocessing computer system of claim 9, wherein the Home directory
2 determines if the Owner processor is a sharer of the memory block, and if not, the Home directory
3 sends a Store Conditional Failure message to the Owner processor.

1 13. A method of maintaining memory coherence in a distributed shared memory computer
2 system including a plurality of processors, comprising the acts of:

3 requesting a copy of a memory block from a Home processor to perform a write operation
4 on the copy of the memory block;

5 storing said copy of said memory block exclusively in a cache memory associated with an
6 Owner processor;

7 updating a coherence directory for said memory block in said Home processor to indicate
8 the write operation on the copy of said memory block in said cache memory associated with the
9 Owner processor;

10 displacing said copy of said memory block from said cache memory prior to completion of
11 operations on said memory block;

12 transmitting a message to said Home processor relinquishing exclusive control of said
13 memory block, while indicating that said Owner processor should still be deemed a sharer of said
14 memory block.

14. The method of claim 13, wherein the copy of the memory block is requested using a Load
Lock instruction from the Owner processor to the Home processor.

15. The method of claim 13, wherein the Load Lock instruction forms part of a Load
Lock/Store Conditional instruction pair.

16. The method of claim 13, wherein the act of updating the coherence directory includes
modifying a register to indicate that the Owner processor has an exclusive copy of the memory
block.

17. The method of claim 13, wherein the act of displacing said copy of said memory block
includes comparing the address of any displaced memory block with an address of any memory
block for which an exclusive copy resides in the Owner processor.

1 18. The method of claim 17, wherein the act of transmitting a message includes assertion of a
2 Victim To Shared message if the address of the displaced memory block matches the address of
3 any memory block for which an exclusive copy resides in the Owner processor, and wherein the
4 directory associated with the Home processor indicates that said Owner processor has become a
5 sharer of said memory block in response to said Victim To Shared message.

1 19. The method of claim 18, further comprising the act of updating the coherence directory to
2 indicate that said Owner processor has become a sharer of said memory block in response to said
3 Victim To Shared message.

1 20. The method of claim 13, further comprising the act of asserting a request to again obtain an
2 exclusive copy of said memory block.

1 21. The method of claim 20, wherein, in response to request to again obtain an exclusive copy
2 of the memory block, the Home processor determines if the Owner processor is a sharer of the
3 memory block, and if so, the Home processor sends an exclusive copy of the memory block to the
4 Owner processor.

1 22. The method of claim 21, wherein the Home processor invalidates all other sharers when it
2 sends an exclusive copy of the memory block to the Owner processor.

1 23. The method of claim 20, wherein, in response to request to again obtain an exclusive copy
2 of the memory block, the Home processor directory determines if the Owner processor is a sharer

of the memory block, and if not, the Home directory sends a Store Conditional Failure message to the Owner processor.

24. A distributed multiprocessing computer system, comprising:

a first processor that includes a memory block and a directory associated with said memory block that tracks the status of said memory block;

a second processor that includes a cache memory, and wherein said second processor is capable of requesting an exclusive copy of said memory block that is stored in said cache memory; and

wherein said second processor may displace the exclusive copy of said memory block prior to completing processing of said memory block, and said second processor transmits a signal to said first processor indicating that said second processor relinquishes exclusive control of said memory block but should remain a sharer of said memory block.

25. The distributed multiprocessing computer system of claim 24, wherein said second processor obtains an exclusive copy of said memory block by issuing a Load Lock instruction, and wherein the directory associated with the first processor indicates that said second processor has obtained exclusive control of said memory block.

26. The distributed multiprocessing computer system of claim 24, wherein said second processor is capable of executing multiple threads concurrently, and may displace data associated with a non-executing thread from its associated cache memory.

1 27. The distributed multiprocessing computer system of claim 24, wherein said second
2 processor includes a register in which an address is stored representing the memory block
3 exclusively obtained from said first processor, and wherein said second processor compares the
4 address of any displaced data with the address stored in said register.

1 28. The distributed multiprocessing computer system of claim 27, wherein the second
2 processor asserts a Victim To Shared message if the address of any displaced data matches the
3 address stored in said register.

1 29. The distributed multiprocessing computer system of claim 28, wherein the directory
2 associated with the first processor indicates that said second processor has become a sharer of
3 said memory block in response to said Victim To Shared message.

1 30. The distributed multiprocessing computer system of claim 24, wherein said second
2 processor subsequently re-obtains an exclusive copy of said memory block from said first
3 processor to complete processing of said memory block.

1 31. The distributed multiprocessing computer system of claim 30, wherein the second
2 processor asserts a request to read, modify, and conditionally store said memory block to said first
3 processor.

1 32. The distributed multiprocessing computer system of claim 31, wherein, in response to the
2 request to read, modify, and conditionally store said memory block, the first processor determines

3 if the second processor is a sharer of the memory block, and if so, the first processor sends an
4 exclusive copy of the memory block to the second processor.

1 33. The distributed multiprocessing computer system of claim 32, wherein the first processor
2 invalidates all other copies of said memory block when it sends an exclusive copy of the memory
3 block to the second processor.

1 34. The distributed multiprocessing computer system of claim 31, wherein, in response to the
2 request to read, modify, and conditionally store said memory block, the first processor determines
3 if the second processor is a sharer of the memory block, and if not, the first processor sends a
4 failure message to the second processor.